Design for Testability (DFT)

Scan insertion, ATPG, MBIST, JTAG, and boundary scan integration using industry DFT tools.

Done by: ASIC/SoC test teams